My Project
|
Macros | |
#define | RCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCO_NOCLOCK |
#define | RCC_MCO1SOURCE_LSI RCC_CFGR_MCO_LSI |
#define | RCC_MCO1SOURCE_LSE RCC_CFGR_MCO_LSE |
#define | RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCO_SYSCLK |
#define | RCC_MCO1SOURCE_HSI RCC_CFGR_MCO_HSI |
#define | RCC_MCO1SOURCE_HSE RCC_CFGR_MCO_HSE |
#define | RCC_MCO1SOURCE_PLLCLK_DIV2 RCC_CFGR_MCO_PLL |
#define RCC_MCO1SOURCE_HSE RCC_CFGR_MCO_HSE |
#define RCC_MCO1SOURCE_HSI RCC_CFGR_MCO_HSI |
#define RCC_MCO1SOURCE_LSE RCC_CFGR_MCO_LSE |
#define RCC_MCO1SOURCE_LSI RCC_CFGR_MCO_LSI |
#define RCC_MCO1SOURCE_NOCLOCK RCC_CFGR_MCO_NOCLOCK |
#define RCC_MCO1SOURCE_PLLCLK_DIV2 RCC_CFGR_MCO_PLL |
#define RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCO_SYSCLK |