My Project
|
Force or release APB1 peripheral reset. More...
Force or release APB1 peripheral reset.
#define __HAL_RCC_APB1_FORCE_RESET | ( | ) | (RCC->APB1RSTR = 0xFFFFFFFFU) |
#define __HAL_RCC_APB1_RELEASE_RESET | ( | ) | (RCC->APB1RSTR = 0x00000000U) |
#define __HAL_RCC_DAC1_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_DAC1RST)) |
#define __HAL_RCC_DAC1_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DAC1RST)) |
#define __HAL_RCC_I2C1_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST)) |
#define __HAL_RCC_I2C1_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST)) |
#define __HAL_RCC_PWR_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST)) |
#define __HAL_RCC_PWR_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST)) |
#define __HAL_RCC_TIM2_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST)) |
#define __HAL_RCC_TIM2_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST)) |
#define __HAL_RCC_TIM6_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST)) |
#define __HAL_RCC_TIM6_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST)) |
#define __HAL_RCC_USART2_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST)) |
#define __HAL_RCC_USART2_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST)) |
#define __HAL_RCC_USART3_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST)) |
#define __HAL_RCC_USART3_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST)) |
#define __HAL_RCC_WWDG_FORCE_RESET | ( | ) | (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST)) |
#define __HAL_RCC_WWDG_RELEASE_RESET | ( | ) | (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST)) |