My Project
Loading...
Searching...
No Matches
TSC Private Macros

Macros

#define IS_TSC_CTPH(__VALUE__)
 
#define IS_TSC_CTPL(__VALUE__)
 
#define IS_TSC_SS(__VALUE__)
 
#define IS_TSC_SSD(__VALUE__)   (((__VALUE__) == 0UL) || (((__VALUE__) > 0UL) && ((__VALUE__) < 128UL)))
 
#define IS_TSC_SS_PRESC(__VALUE__)   (((__VALUE__) == TSC_SS_PRESC_DIV1) || ((__VALUE__) == TSC_SS_PRESC_DIV2))
 
#define IS_TSC_PG_PRESC(__VALUE__)
 
#define IS_TSC_PG_PRESC_VS_CTPL(__PGPSC__, __CTPL__)
 
#define IS_TSC_MCV(__VALUE__)
 
#define IS_TSC_IODEF(__VALUE__)   (((__VALUE__) == TSC_IODEF_OUT_PP_LOW) || ((__VALUE__) == TSC_IODEF_IN_FLOAT))
 
#define IS_TSC_SYNC_POL(__VALUE__)
 
#define IS_TSC_ACQ_MODE(__VALUE__)   (((__VALUE__) == TSC_ACQ_MODE_NORMAL) || ((__VALUE__) == TSC_ACQ_MODE_SYNCHRO))
 
#define IS_TSC_MCE_IT(__VALUE__)
 
#define IS_TSC_GROUP_INDEX(__VALUE__)
 
#define IS_TSC_GROUP(__VALUE__)
 

Detailed Description

Macro Definition Documentation

◆ IS_TSC_ACQ_MODE

#define IS_TSC_ACQ_MODE (   __VALUE__)    (((__VALUE__) == TSC_ACQ_MODE_NORMAL) || ((__VALUE__) == TSC_ACQ_MODE_SYNCHRO))

◆ IS_TSC_CTPH

#define IS_TSC_CTPH (   __VALUE__)
Value:
(((__VALUE__) == TSC_CTPH_1CYCLE) || \
((__VALUE__) == TSC_CTPH_2CYCLES) || \
((__VALUE__) == TSC_CTPH_3CYCLES) || \
((__VALUE__) == TSC_CTPH_4CYCLES) || \
((__VALUE__) == TSC_CTPH_5CYCLES) || \
((__VALUE__) == TSC_CTPH_6CYCLES) || \
((__VALUE__) == TSC_CTPH_7CYCLES) || \
((__VALUE__) == TSC_CTPH_8CYCLES) || \
((__VALUE__) == TSC_CTPH_9CYCLES) || \
((__VALUE__) == TSC_CTPH_10CYCLES) || \
((__VALUE__) == TSC_CTPH_11CYCLES) || \
((__VALUE__) == TSC_CTPH_12CYCLES) || \
((__VALUE__) == TSC_CTPH_13CYCLES) || \
((__VALUE__) == TSC_CTPH_14CYCLES) || \
((__VALUE__) == TSC_CTPH_15CYCLES) || \
((__VALUE__) == TSC_CTPH_16CYCLES))
#define TSC_CTPH_5CYCLES
Definition: stm32f3xx_hal_tsc.h:197
#define TSC_CTPH_13CYCLES
Definition: stm32f3xx_hal_tsc.h:213
#define TSC_CTPH_15CYCLES
Definition: stm32f3xx_hal_tsc.h:217
#define TSC_CTPH_12CYCLES
Definition: stm32f3xx_hal_tsc.h:211
#define TSC_CTPH_3CYCLES
Definition: stm32f3xx_hal_tsc.h:193
#define TSC_CTPH_4CYCLES
Definition: stm32f3xx_hal_tsc.h:195
#define TSC_CTPH_9CYCLES
Definition: stm32f3xx_hal_tsc.h:205
#define TSC_CTPH_16CYCLES
Definition: stm32f3xx_hal_tsc.h:219
#define TSC_CTPH_7CYCLES
Definition: stm32f3xx_hal_tsc.h:201
#define TSC_CTPH_11CYCLES
Definition: stm32f3xx_hal_tsc.h:209
#define TSC_CTPH_2CYCLES
Definition: stm32f3xx_hal_tsc.h:191
#define TSC_CTPH_10CYCLES
Definition: stm32f3xx_hal_tsc.h:207
#define TSC_CTPH_8CYCLES
Definition: stm32f3xx_hal_tsc.h:203
#define TSC_CTPH_1CYCLE
Definition: stm32f3xx_hal_tsc.h:189
#define TSC_CTPH_6CYCLES
Definition: stm32f3xx_hal_tsc.h:199
#define TSC_CTPH_14CYCLES
Definition: stm32f3xx_hal_tsc.h:215

◆ IS_TSC_CTPL

#define IS_TSC_CTPL (   __VALUE__)
Value:
(((__VALUE__) == TSC_CTPL_1CYCLE) || \
((__VALUE__) == TSC_CTPL_2CYCLES) || \
((__VALUE__) == TSC_CTPL_3CYCLES) || \
((__VALUE__) == TSC_CTPL_4CYCLES) || \
((__VALUE__) == TSC_CTPL_5CYCLES) || \
((__VALUE__) == TSC_CTPL_6CYCLES) || \
((__VALUE__) == TSC_CTPL_7CYCLES) || \
((__VALUE__) == TSC_CTPL_8CYCLES) || \
((__VALUE__) == TSC_CTPL_9CYCLES) || \
((__VALUE__) == TSC_CTPL_10CYCLES) || \
((__VALUE__) == TSC_CTPL_11CYCLES) || \
((__VALUE__) == TSC_CTPL_12CYCLES) || \
((__VALUE__) == TSC_CTPL_13CYCLES) || \
((__VALUE__) == TSC_CTPL_14CYCLES) || \
((__VALUE__) == TSC_CTPL_15CYCLES) || \
((__VALUE__) == TSC_CTPL_16CYCLES))
#define TSC_CTPL_12CYCLES
Definition: stm32f3xx_hal_tsc.h:250
#define TSC_CTPL_1CYCLE
Definition: stm32f3xx_hal_tsc.h:228
#define TSC_CTPL_14CYCLES
Definition: stm32f3xx_hal_tsc.h:254
#define TSC_CTPL_9CYCLES
Definition: stm32f3xx_hal_tsc.h:244
#define TSC_CTPL_15CYCLES
Definition: stm32f3xx_hal_tsc.h:256
#define TSC_CTPL_16CYCLES
Definition: stm32f3xx_hal_tsc.h:258
#define TSC_CTPL_8CYCLES
Definition: stm32f3xx_hal_tsc.h:242
#define TSC_CTPL_13CYCLES
Definition: stm32f3xx_hal_tsc.h:252
#define TSC_CTPL_6CYCLES
Definition: stm32f3xx_hal_tsc.h:238
#define TSC_CTPL_4CYCLES
Definition: stm32f3xx_hal_tsc.h:234
#define TSC_CTPL_2CYCLES
Definition: stm32f3xx_hal_tsc.h:230
#define TSC_CTPL_5CYCLES
Definition: stm32f3xx_hal_tsc.h:236
#define TSC_CTPL_3CYCLES
Definition: stm32f3xx_hal_tsc.h:232
#define TSC_CTPL_10CYCLES
Definition: stm32f3xx_hal_tsc.h:246
#define TSC_CTPL_11CYCLES
Definition: stm32f3xx_hal_tsc.h:248
#define TSC_CTPL_7CYCLES
Definition: stm32f3xx_hal_tsc.h:240

◆ IS_TSC_GROUP

#define IS_TSC_GROUP (   __VALUE__)

◆ IS_TSC_GROUP_INDEX

#define IS_TSC_GROUP_INDEX (   __VALUE__)
Value:
(((__VALUE__) == 0UL)\
|| (((__VALUE__) > 0UL) && ((__VALUE__) < (uint32_t)TSC_NB_OF_GROUPS)))
@ TSC_NB_OF_GROUPS
Definition: stm32f3xx_hal_tsc.h:141

◆ IS_TSC_IODEF

#define IS_TSC_IODEF (   __VALUE__)    (((__VALUE__) == TSC_IODEF_OUT_PP_LOW) || ((__VALUE__) == TSC_IODEF_IN_FLOAT))

◆ IS_TSC_MCE_IT

#define IS_TSC_MCE_IT (   __VALUE__)
Value:
(((FunctionalState)(__VALUE__) == DISABLE)\
|| ((FunctionalState)(__VALUE__) == ENABLE))
FunctionalState
Definition: stm32f3xx.h:170
@ ENABLE
Definition: stm32f3xx.h:172
@ DISABLE
Definition: stm32f3xx.h:171

◆ IS_TSC_MCV

#define IS_TSC_MCV (   __VALUE__)
Value:
(((__VALUE__) == TSC_MCV_255) || \
((__VALUE__) == TSC_MCV_511) || \
((__VALUE__) == TSC_MCV_1023) || \
((__VALUE__) == TSC_MCV_2047) || \
((__VALUE__) == TSC_MCV_4095) || \
((__VALUE__) == TSC_MCV_8191) || \
((__VALUE__) == TSC_MCV_16383))
#define TSC_MCV_1023
Definition: stm32f3xx_hal_tsc.h:293
#define TSC_MCV_511
Definition: stm32f3xx_hal_tsc.h:292
#define TSC_MCV_255
Definition: stm32f3xx_hal_tsc.h:291
#define TSC_MCV_8191
Definition: stm32f3xx_hal_tsc.h:296
#define TSC_MCV_16383
Definition: stm32f3xx_hal_tsc.h:297
#define TSC_MCV_2047
Definition: stm32f3xx_hal_tsc.h:294
#define TSC_MCV_4095
Definition: stm32f3xx_hal_tsc.h:295

◆ IS_TSC_PG_PRESC

#define IS_TSC_PG_PRESC (   __VALUE__)
Value:
(((__VALUE__) == TSC_PG_PRESC_DIV1) || \
((__VALUE__) == TSC_PG_PRESC_DIV2) || \
((__VALUE__) == TSC_PG_PRESC_DIV4) || \
((__VALUE__) == TSC_PG_PRESC_DIV8) || \
((__VALUE__) == TSC_PG_PRESC_DIV16) || \
((__VALUE__) == TSC_PG_PRESC_DIV32) || \
((__VALUE__) == TSC_PG_PRESC_DIV64) || \
((__VALUE__) == TSC_PG_PRESC_DIV128))
#define TSC_PG_PRESC_DIV1
Definition: stm32f3xx_hal_tsc.h:276
#define TSC_PG_PRESC_DIV4
Definition: stm32f3xx_hal_tsc.h:278
#define TSC_PG_PRESC_DIV32
Definition: stm32f3xx_hal_tsc.h:281
#define TSC_PG_PRESC_DIV64
Definition: stm32f3xx_hal_tsc.h:282
#define TSC_PG_PRESC_DIV16
Definition: stm32f3xx_hal_tsc.h:280
#define TSC_PG_PRESC_DIV128
Definition: stm32f3xx_hal_tsc.h:283
#define TSC_PG_PRESC_DIV8
Definition: stm32f3xx_hal_tsc.h:279
#define TSC_PG_PRESC_DIV2
Definition: stm32f3xx_hal_tsc.h:277

◆ IS_TSC_PG_PRESC_VS_CTPL

#define IS_TSC_PG_PRESC_VS_CTPL (   __PGPSC__,
  __CTPL__ 
)
Value:
((((__PGPSC__) == TSC_PG_PRESC_DIV1) && \
((__CTPL__) > TSC_CTPL_2CYCLES)) || \
(((__PGPSC__) == TSC_PG_PRESC_DIV2) && \
((__CTPL__) > TSC_CTPL_1CYCLE)) || \
(((__PGPSC__) > TSC_PG_PRESC_DIV2) && \
(((__CTPL__) == TSC_CTPL_1CYCLE) || \
((__CTPL__) > TSC_CTPL_1CYCLE))))

◆ IS_TSC_SS

#define IS_TSC_SS (   __VALUE__)
Value:
(((FunctionalState)(__VALUE__) == DISABLE)\
|| ((FunctionalState)(__VALUE__) == ENABLE))

◆ IS_TSC_SS_PRESC

#define IS_TSC_SS_PRESC (   __VALUE__)    (((__VALUE__) == TSC_SS_PRESC_DIV1) || ((__VALUE__) == TSC_SS_PRESC_DIV2))

◆ IS_TSC_SSD

#define IS_TSC_SSD (   __VALUE__)    (((__VALUE__) == 0UL) || (((__VALUE__) > 0UL) && ((__VALUE__) < 128UL)))

◆ IS_TSC_SYNC_POL

#define IS_TSC_SYNC_POL (   __VALUE__)
Value:
(((__VALUE__) == TSC_SYNC_POLARITY_FALLING)\
|| ((__VALUE__) == TSC_SYNC_POLARITY_RISING))
#define TSC_SYNC_POLARITY_FALLING
Definition: stm32f3xx_hal_tsc.h:314
#define TSC_SYNC_POLARITY_RISING
Definition: stm32f3xx_hal_tsc.h:315